



BACKGROUND

The summation of multiple operands is used all over the industry. Usually a basic multiplier circuit adds up the partial products by using full adders, also known as the Wallace Tree structure(Figure 1). This structure uses these adders as (3,2) counters in order to accelerate the summation. This



method is often also referred to as the carry-save structure as well. However every time an adder is put into the circuit time goes up logarithmically. Since then papers have been trying to find more time effective strategies to accomplish this same idea.

The Idea:

One of the bigger ideas out in the industry is to construct a compressor with a higher compression ratio than (3,2) by adding more bits at the same weight. Papers have

discussed a whole slew of different input ratios that could improve timing. (4,3), (5,3), (6,3), and (7,3) input ratios have all been discussed in papers.

PROPOSED SOLUTION

Instead of using the traditional adders two sorting networks are implemented asymmetrically. This circuit(Figure 2, Figure 3) now implements three different Boolean expression making for largely simplified outputs and proving to have 8.1%-27% less delay, taking up less area, and consuming less power.





change by a factor of 2.

- circuit.

¹ W. Guo, S. Li. Fast Binary Counters and Compressors Generated by Sorting Network. 2021.

Fast Binary Counters Caleb Percy

Faculty Mentor: Dr. Puteri Megat Hamari ECET Department, Minnesota State University, Mankato

SYSTEM DESIGN

Expand the amount of inputs from (7,3) to (15,4) and even (31,5) • Construct bigger more well connected sorting networks to allow more inputs • Create and refine other binary equations to allow for a fourth bit Simplify circuit even further by putting half-sorting networks in places in the middle of the

REFERENCES

I would like to thank Dr. Megat Hamari for teaching a really challenging but fun and interesting class and helping me through my many mistakes and troubles along the way.

CONTACT INFORMATION

put	C2	C1	S
	0	0	0
	0	0	1
	0	1	0
	0	1	1
	1	0	0
	1	0	1
	1	1	0
	1	1	1

ACKNOWLEDGEMENTS